Memory Management
Ch. 3
Memory Hierarchy

Cache      RAM      Disk

Compromise between speed and cost.

Hardware manages the cache.

OS has to manage disk.

Memory Manager
Memory Hierarchy

CPU \hspace{1cm} \text{Cache} \hspace{1cm} \text{Main Memory} \hspace{1cm} \text{Swap Area}

SRAM \hspace{1.5cm} \text{DRAM} \hspace{1.5cm} \text{Disk}
Two Classes

Move back and forth between memory and disk.

Don’t
One Program at a Time

(a) Old Main/Mini

(b) Palm/Embedded

(c) DOS
## Multi-Programming: Fixed Partitions

Set up fixed partitions at boot time.

Place each job into the largest partition in which it will fit.

Wasted space in each partition.

Small jobs when large partition free: Waste time or space.

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>P4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>O/S</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Multi-Programming: Variable Partitions
Multi-Programming: Variable Partitions

Place jobs in available space as they arrive.

Creates Fragments

Can’t fill an empty spot with a larger job

Exact fit very unlikely

Almost always something smaller

Creates small, useless empty slots.

Compacting is expensive.
Swapping

A Job may be removed from memory and returned later.
Consider Two At Once

(a) 0 16380
    ... 
    ADD 28
    MOV 24
    MOV 20
    MOV 16
    MOV 12
    MOV 8
    MOV 4
    JMP 24 0

(b) 0 16380
    ... 
    CMP 28
    CMP 24
    CMP 20
    CMP 16
    CMP 12
    CMP 8
    CMP 4
    JMP 28 0

(c) 0 16380
    ... 
    ADD 28
    ADD 24
    ADD 20
    ADD 16
    ADD 12
    ADD 8
    ADD 4
    JMP 24 0

0 32764
  ...
  CMP 16412
  16408
  16404
  16400
  16396
  16392
  16388
  16384
  16380
Relocation

Compiler assumes all programs start at address zero.

Add a base value to each address to adjust to the actual memory location.
Relocation Required

A program may be have to run at different memory locations at different times.

Relocation at Start of Execution

The program may be placed into a partition anywhere in memory.

Relocation During Execution

Compacting to eliminate fragments.

Swapping out and back in.
Relocation Methods

Relocation at Start of Execution

O/S can add the base when copying the executable from disk into memory.

Executable file must contain a relocation table to identify which values are pointers.

Relocation During Execution

Hardware adds base value to each address produced by the program.
Base And Limit Registers

28 + 16384 = 16412
Address Space

Programs operate in an address space.

The set of addresses used to address memory.

Usually differ in some way from the hardware addresses.

Hardware maps addresses and limits programs to their own space.

Mapping and protection.
Overlays

Allows programs larger than memory.

Programmer breaks his program into regions.

Regions are moved in and out under program request.

This is an obsolete technique
Overlays

Program

Main:
  Load Overlay1
  Perform Input
  Unload Overlay1
  Load Overlay2
  Perform Computation
  Unload Overlay2
  Load Overlay3
  Perform Output

Overlay1:
  Input functions

Overlay2:
  Helper functions

Overlay3:
  Output functions

Memory
Paged Virtual Memory

Avoids fragmentation by dividing a program into fixed-size blocks.

Automates the overlay technique.

Programs appear to have more memory than they really do.
Virtual Memory

Divide programs up into fixed-size pages.

Divide memory up into fixed size page frames.

Put the pages in whatever frames are free.

Use a page table to map the programs virtual addresses to real addresses.

Pages that don’t fit in memory stay on disk and are brought in on demand.

Generally, each process will have its own page table.
### Virtual Memory

<table>
<thead>
<tr>
<th>Virtual address space</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>60K-64K</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56K-60K</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>52K-56K</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>48K-52K</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>44K-48K</td>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>40K-44K</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>36K-40K</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32K-36K</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>28K-32K</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24K-28K</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20K-24K</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16K-20K</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12K-16K</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8K-12K</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4K-8K</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0K-4K</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Page Frame
- 28K-32K
- 24K-28K
- 20K-24K
- 16K-20K
- 12K-16K
- 8K-12K
- 4K-8K
- 0K-4K

#### Physical Memory Address
- Virtual page
On A Memory Reference

The hardware translates the address using the page table.

If the page is in memory, the hardware address is sent to the memory unit.

If not, trap to the O/S: *Page fault*

If a large proportion of memory references produce page faults, the system will run very slowly. This is called *thrashing.*
Pages and Address Bits

Four four-byte pages.

First part of address is the page number.

Offset carries into page number at each page boundary.
Address Translation

<table>
<thead>
<tr>
<th>Virtual Page Number</th>
<th>Offset in Page</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Page Table

<table>
<thead>
<tr>
<th>Page Table Entry</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Real Page Number</th>
<th>Offset in Page</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Page Table Entry Structure

- Caching disabled
- Modified
- Present/absent
- Referenced
- Protection
- Page frame number
Where Is The Page Table?

In the MMU: The table is too big.

In memory: Memory is too slow.

Compromise: Translation Lookaside Buffer (TLB)

The Page table is in memory.

The TLB is a hardware cache of Page Table Entries (PTEs).

Most lookups hit the TLB.

TLB traditionally managed by hardware. Newer architectures move this to the O/S.
## TLB

<table>
<thead>
<tr>
<th>Valid</th>
<th>Virtual page</th>
<th>Modified</th>
<th>Protection</th>
<th>Page frame</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>140</td>
<td>1</td>
<td>RW</td>
<td>31</td>
</tr>
<tr>
<td>1</td>
<td>20</td>
<td>0</td>
<td>R X</td>
<td>38</td>
</tr>
<tr>
<td>1</td>
<td>130</td>
<td>1</td>
<td>RW</td>
<td>29</td>
</tr>
<tr>
<td>1</td>
<td>129</td>
<td>1</td>
<td>RW</td>
<td>62</td>
</tr>
<tr>
<td>1</td>
<td>19</td>
<td>0</td>
<td>R X</td>
<td>50</td>
</tr>
<tr>
<td>1</td>
<td>21</td>
<td>0</td>
<td>R X</td>
<td>45</td>
</tr>
<tr>
<td>1</td>
<td>860</td>
<td>1</td>
<td>RW</td>
<td>14</td>
</tr>
<tr>
<td>1</td>
<td>861</td>
<td>1</td>
<td>RW</td>
<td>75</td>
</tr>
</tbody>
</table>
Multi-Level Page Table

Virtual Address

The Primary PT

A Secondary PT

Real Address
Multi-Level Page Table

Each table is smaller.

Secondary page tables may be swapped out. Only primary must stay in memory.

A memory reference may generate two faults.

The 386 class CPUs use a two-level.

Some newer designs use three levels.
Inverted Page Table

Keep an entry for each page frame, 
not for each virtual page.

Much savings when VM much larger than real memory.

Can no longer just index with the address to find the entry.

Most lookups hit the TLB.

O/S keeps a hash table for ones that don’t.
Page Replacement

On a page fault, the O/S must bring the page into memory.

If all real pages are in use, one must be replaced.

The policy used to choose the victim is the page replacement algorithm.

The goal is to minimize page faults.
Optimal Replacement

Choose the page which remains unwanted for the longest time.

Impossible to implement.
Requires prediction of the future.

Used as a comparison for practical methods.
Optimal Replacement Example

Virtual Page References:

1 2 3 4 5 4 6 3 6 2 3 7 1 2 5 3 6 5 6

Real Memory:
Not Recently Used

Depends on a referenced and modified bits in the PTE. These are set on modification or reference.

Periodically, all referenced bits are cleared.

Four classes (RM):

• 00: Not refed, not mod.
• 01: Not refed, modified.
• 10: Referenced, not mod.
• 11: Referenced, modified.

Choose a page at random from the lowest-numbered non-empty class.
FIFO/Second Chance

Plain FIFO: Choose the page which has been in memory the longest.

Keep a queue: Add new pages to the end; evict pages at the head.

May throw out popular pages.

Second chance algorithm

Before eviction, check the reference bit.

If it is one, clear it, move the page to the tail, and check the next one.
FIFO/Second Chance Example

Virtual Page References:

1 2 3 4 5 4 6 3 6 2 3 7 1 2 5 3 6 5 6

Real Memory:
Clock Algorithm

A more efficient version of second-chance.

The pages are arranged in a circular linked list. There is a pointer \textit{Current} to the current page frame.

When a page fault occurs, the page the hand is pointing to is inspected. The action taken depends on the R bit:
- $R = 0$: Evict the page
- $R = 1$: Clear R and advance hand
Clock Example

Virtual Page References:

1 2 3 4 5 4 6 3 6 2 3 7 1 2 5 3 6 5 6

Real Memory:

```
0
1
2
3
4
```
LRU

Choose the page which has remained unused for the longest time.

Best possible algorithm.

Expensive to implement.

Can be done with specialized hardware.
LRU Example

Virtual Page References:

1 2 3 4 5 4 6 3 6 2 3 7 1 2 5 3 6 5 6

Real Memory:
Page Aging

Each page has a counter which keeps its age.

Each PTE has a referenced bit.

At Each clock tick:

- Shift each age right.
- Set the high bit for each page which has its referenced bit on.
- Clear all referenced bits.

Evict the page with the smallest age.
### Aging Example

<table>
<thead>
<tr>
<th>Page</th>
<th>R bits for pages 0-5, clock tick 0</th>
<th>R bits for pages 0-5, clock tick 1</th>
<th>R bits for pages 0-5, clock tick 2</th>
<th>R bits for pages 0-5, clock tick 3</th>
<th>R bits for pages 0-5, clock tick 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>10000000</td>
<td>11000000</td>
<td>11100000</td>
<td>11110000</td>
<td>01110000</td>
</tr>
<tr>
<td>1</td>
<td>00000000</td>
<td>10000000</td>
<td>11000000</td>
<td>01100000</td>
<td>10110000</td>
</tr>
<tr>
<td>2</td>
<td>10000000</td>
<td>01000000</td>
<td>00100000</td>
<td>00100000</td>
<td>10001000</td>
</tr>
<tr>
<td>3</td>
<td>00000000</td>
<td>00000000</td>
<td>10000000</td>
<td>01000000</td>
<td>00100000</td>
</tr>
<tr>
<td>4</td>
<td>10000000</td>
<td>11000000</td>
<td>01100000</td>
<td>10110000</td>
<td>01011000</td>
</tr>
<tr>
<td>5</td>
<td>10000000</td>
<td>01000000</td>
<td>10100000</td>
<td>01010000</td>
<td>00101000</td>
</tr>
</tbody>
</table>

(a) (b) (c) (d) (e)
LRU and Aging

Aging does not distinguish \textit{when} a reference occurs during a clock period.

Aging does not distinguish pages old enough to have zero age.\footnote{Zero is reached when the number of clocks is the number of bits.}
Working Set Theory

For any process, $W(k, t)$ is set of pages at time $t$ that the process has referenced during the period $k$.

$k$ is theoretically a number of memory references.

In practice, a time period is often used.

Time is counted only when the process is running.
Working Set

References back from $t$:
18, 24, 17, 24, 15, 17, 17, 18, 24, 18, 17, 24, 23, 18, 15, 24

$W(2, t) = \{18, 24\}$

$W(3, t) = W(t, 4) = \{17, 18, 24\}$

$W(5, t) = \ldots = W(t, 12) = \{15, 17, 18, 24\}$

$W(13, t) = \ldots = W(t, 16) = \{15, 17, 18, 23, 24\}$
Using The Working Set

Choose some arbitrary amount of time to be the size of the WS.
Called $\tau$

Idea is to evict a page which is not in the WS.

Too impractical to compute the exact working set.
Basic Support

We still have referenced and modified bits set by hardware.

We have a virtual time for each process.
  A counter which runs while the process is on the CPU.

We have periodic timer interrupts used to clear the referenced bits.
Basic Algorithm

Each PTE has a field for the last time referenced.

On each page fault, scan the whole table.

For each referenced PTE, set the last time referenced to the process virtual time.

For un-referenced PTEs, the age is the current time less the last referenced field.

Pages older than $\tau$ are listed for removal; the first is replaced.

If no page is older then $\tau$, the oldest is replaced.

If all pages are referenced, one is chosen at random.
WSClock Algorithm

Scan the PTEs in a circular list with a current location.

- If $R = 1$, clear and proceed.
- If $R = 0 \land age > \tau \land M = 0$, evict.
- If $R = 0 \land age > \tau \land M = 1$, schedule write and proceed.
- If all around with some writes, wait for one to finish.
- If all around with no writes, take the current page.

May limit the number of writes scheduled.
## Summary

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Optimal</td>
<td>Not implementable, but useful as a benchmark</td>
</tr>
<tr>
<td>NRU (Not Recently Used)</td>
<td>Very crude</td>
</tr>
<tr>
<td>FIFO (First-In, First-Out)</td>
<td>Might throw out important pages</td>
</tr>
<tr>
<td>Second chance</td>
<td>Big improvement over FIFO</td>
</tr>
<tr>
<td>Clock</td>
<td>Realistic</td>
</tr>
<tr>
<td>LRU (Least Recently Used)</td>
<td>Excellent, but difficult to implement exactly</td>
</tr>
<tr>
<td>NFU (Not Frequently Used)</td>
<td>Fairly crude approximation to LRU</td>
</tr>
<tr>
<td>Aging</td>
<td>Efficient algorithm that approximates LRU well</td>
</tr>
<tr>
<td>Working set</td>
<td>Somewhat expensive to implement</td>
</tr>
<tr>
<td>WSClock</td>
<td>Good efficient algorithm</td>
</tr>
</tbody>
</table>
Belady’s Anomaly

More memory, more faults.

(a) All pages frames initially empty

Youngest page

<p>| | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>0</td>
<td>1</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>4</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>4</td>
<td>4</td>
<td></td>
</tr>
</tbody>
</table>

Oldest page

<p>| | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
</tr>
</tbody>
</table>

(b) Youngest page

<p>| | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>4</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
</tr>
</tbody>
</table>

Oldest page

<p>| | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
<td>P</td>
</tr>
</tbody>
</table>

9 Page faults

10 Page faults
Stack Algorithms

Stack algorithms do not display Belady’s Anomaly.

\[ M(m, r) \subseteq M(m + 1, r) \]

At \( r \) through the execution, the pages kept in \( m \) pages of real memory is a subset of those kept in \( m + 1 \) pages.

\textit{LRU is a stack algorithm.}
Stack Algorithms

By definition,

if $p \in M(m, r)$
then $p \in M(m + 1, r)$

So, if any page is in memory when the memory size is $m$, it is also in memory when the size is $m + 1$.

So adding memory cannot create a new page fault.
Local v. Global

When process $P$ faults we can:

Select the “best” page from among all of them.  
\textit{global}

Select the “best” page from those owned by $P$.  
\textit{local}

Local means that $P$ owns its frames.  
Global means they are shared.

Global allows processes’ working set to change.

Most replacement algorithms can use either  
\textit{Not working-set}
Page Fault Frequency (PFF)

Local should use some policy to adjust the number of pages each process owns.

Measure the time frequency of page faults for each $P$.

*Gives a sense if it owns enough page frames.*

Add frames when PFF is high
Remove frames when PFF is low
Load Control

Can have too much load for the existing memory. 
*If total working set exceeds memory, you will thrash.*

If PFF is high for some processes and low for none. 

Swap something out.

*Swapping may also take account of I/O behavior to keep CPU busy.*
Page Size

May be fixed or limited by hardware.

Larger pages increase internal fragmentation.  
*Half the last page.*

Larger pages may increase memory requirements.  
*A whole page must be brought in, even if the program doesn’t need it all.*

Smaller pages mean larger page tables.

Smaller pages usually take more time per byte to transfer to disk.

4K is common     8K increasing popularity
Balance Page Size and Table Size

\[ s = \text{Process size} \]
\[ p = \text{Page size} \]
\[ e = \text{PTE size} \]

\[ \text{overhead} = se \frac{p}{p} + \frac{p}{2} \]

Set first derivative equal to zero to find minimum:

\[ p = \sqrt{2se} \]

If \( s = 1MB \), \( e = 8 \), then \( p = 4K \)
Separate Instruction and Data Spaces

Separate instruction and data memories.

One is chosen based on type of purpose of fetch.

Separate page tables.
Processes Running The Same Program

Several processes may run the same program.

The same pages can be mapped into each process.

*May be possible to map at the first level.*

Need to keep track of shared pages in case one is swapped out.
After a Unix Fork

Both processes have the same process image. 
*Generally share the pages.*

Each page is shared until a process changes one. 
*Separate copies are then made: Copy On Write.*

Invisible to processes.

When a process forks, its pages are set read-only and shared.

If either process writes a page, it traps.

O/S makes separate copies of each page and restarts.

Only pages actually written must be copied.
Sharing Pages for Communication

Visible to Processes

Processes may be able to name portions of address space.

They can agree to share these regions.

*The O/S maps the pages into both tables.*
Cleaning Policy

Helps to have a pool of pages which are ready to evict. *Avoids waiting for the decision when a page is needed.*

A *paging daemon* periodically wakes up and runs the selection algorithm to find pages to evict.

When a dirty page is chosen to evict, the write-back is started. *Likely to be clean whenever needed.*

Doomed pages retain their content until needed.

*If referenced before being replaced, no page-in is needed.*
OS Tasks

Allocate page table at process start. 
*In memory when process is not swapped out.*

When the process is started on the CPU, the MMU must be set to use the page table.

Service page faults.

Free the page table when the program exits.
Page Faults

CPU traps and starts the OS.

Vector saves registers and calls a function in the OS.

Find which virtual page was referenced.
OS register, or find the saved PC and analyze it.

If the reference was illegal, the process is terminated.
Otherwise, it is suspended until the page is brought in.

Choose a page frame
Perhaps from the list maintained by the paging daemon.
Page Faults, Cont.

If the frame is dirty, schedule the I/O.

Schedule an I/O to bring the page in from disk.

Update the page table.

Faulting process is marked ready.

When scheduled, registers are reloaded.  
*Faulting instruction is retried.*
Restarting The Instruction

A single instruction involves several addresses. Its own, and perhaps several arguments.

Any of these might cause the fault.

```plaintext
MOVE.L #6(A1), 2(A0)
```

If the instruction bytes are fetched separately, the PC may be part way through the instruction. May be hard to know where the start of the instruction is.

Hardware may provide special registers to help out the O/S.
Computer Organization Note

The Pentium has most of the difficult features mentioned on the last page.

Note that the MIPS design studied in Computer Organization has fewer.

All instructions are four bytes and start on an address which is a multiple of four:

No instruction can cross a page boundary.

At most one memory reference per instruction.
Locking Pages

If a I/O operation is active, the page containing the I/O buffer had best not be reallocated. Read might complete into the new page. Ooops

Such frame must be pinned in memory until the I/O completes.

Not a problem if O/S restricts I/O to its own buffers.
Backing Store

Allocate a swap area on disk.

May create images of the virtual memory on the disk. *Must manage regions much like partitions in memory.*

Each page table has a disk location, with page table offset by its number.

May allocate page images on disk as needed.

Each page not in memory has its own random location on disk.
Backling Store

(a) Main memory

<table>
<thead>
<tr>
<th>Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>6</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Page table</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

(b) Main memory

<table>
<thead>
<tr>
<th>Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>6</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Page table</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>0</td>
</tr>
</tbody>
</table>
User-Level Paging

1. Page fault
2. Needed page
3. Request page
4. Page arrives
5. Here is page
6. Map page in

User process

External pager

Fault handler

MMU handler

Main memory

Disk

User space

Kernel space
Segmentation

Addresses are two-part.  
Segment number and offset.

Programmer (or compiler) is aware of segments.

A segment table gives the memory location of the segment.

Segments are of various sizes.

Each segment is something meaningful to the program.  
A data structure, library, function, etc.

Permissions implemented at the segment level.  
More meaningful than at the page level.
Segmentation and Paging

Generally implemented with paging. *Otherwise, you have to manage segments in memory.*

The segment table denotes a page table.

The page table maps the segment offset to a real page.

<table>
<thead>
<tr>
<th>Segment number</th>
<th>Page number</th>
<th>Offset within the page</th>
</tr>
</thead>
<tbody>
<tr>
<td>18</td>
<td>6</td>
<td>10</td>
</tr>
</tbody>
</table>
Multics VM
MULTICS virtual address

Segment number

Page number

Offset

Descriptor

Page frame

Word

Page

Segment number

Descriptor segment

Page number

Page table

Offset
Pentium Segmentation

Current segment is selected by CS, DS, SS, or other segment register.

Register may be selected by an instruction prefix, or by default based on the memory operation.

Segment register contains a 16-bit value with these fields.

<table>
<thead>
<tr>
<th>Bits</th>
<th>13</th>
<th>1</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Index</td>
<td></td>
<td>Privilege level (0-3)</td>
</tr>
</tbody>
</table>

0 = GDT/1 = LDT
Descriptors

Descriptors denote a descriptor by index into one of two tables.

Global Descriptor Table
Local Descriptor Table

Location and size denoted by the gdtr and ldtr control registers.

Bits

13

1

2

Index

0 = GDT/1 = LDT

Privilege level (0-3)
Descriptors (Descriptor Table Entries)

- **0**: 16-Bit segment
- **1**: 32-Bit segment
- **0**: Li is in bytes
- **1**: Li is in pages
- **Privilege level (0-3)**
  - **0**: Segment is absent from memory
  - **1**: Segment is present in memory
- **Segment type and protection**
  - **0**: System
  - **1**: Application

Diagram:

- Base 24-31
- GD 0
- Limit 16-19
- P DPL S Type
- Base 16-23
- Base 0-15
- Limit 0-15
- 32 Bits
- Relative address

---

CSc 422 • T W Bennet • Mississippi College
Mapping An Address

Selector

Descriptor

Base address

Limit

Other fields

Offset

32-Bit linear address

+
More Mapping

Bits 10 10 12

Dir | Page | Offset

(a)

Page directory

Page table

Page frame

1024 Entries

Directory entry points to page table

Page table entry points to word

Word selected

Offset

(b)
Protection Levels

- **Kernel** (Level 0)
  - Typical uses of the levels
- **System calls** (Level 1)
- **Shared libraries** (Level 2)
- **User programs** (Level 3)

Level
Sources

Tanenbaum, *Modern Operating Systems*  
(*Course textbook.*)

*Understanding the Linux Kernel* by Bovet and Cesati.  
Contains a good discussion of Pentium segmentation.